Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

- 1. (Currently Amended): A semiconductor package comprising:
- a die having a plurality of layers of low-K dielectric material in the die, the die having a **[[top]]** active surface including circuitry fabricated thereon, a **[[bottom]]** non-active surface, and a plurality of side surfaces, each surface having associated corner and edge regions;
- a wire bonding packaging substrate having a plurality of electrical contacts, the packaging substrate being positioned under the die;
- a plurality of interconnects electrically connecting the die to the plurality of electrical contacts;
- a molding interface material applied to at least a portion of the **[[top]]** <u>active</u> surface of the die, the molding interface material being configured to control at least one of tensile and shear stresses experienced by the die <u>in the proximity of the active surface</u>; and
- a molding cap covering at least a portion of the die, packaging substrate, interconnects, and **the** molding interface material.
- 2. (Previously Presented): A semiconductor package as recited in claim 1, wherein the molding interface material is configured to introduce compressive stress to the die and_strengthen the die against the at least one of tensile and shear stresses.
- 3. (Currently Amended): A semiconductor package as recited in claim 1, wherein the molding interface material is **either** polyimide **or BCB**.
- 4. (Currently Amended): A semiconductor package as recited in claim [[3]] 1, wherein the molding interface material is on at least a portion of the plurality of side surfaces of the die.
- 5. (Previously Presented): A semiconductor package as recited in claim 4, wherein the molding interface material is also on a corresponding adjacent portion of the packaging substrate in order to secure the die to the packaging substrate.

- 6. (Currently Amended): A semiconductor package as recited in claim 1, wherein the molding interface material covers multiple non-contiguous regions on the [[top]] active of the die.
- 7. (Original): A semiconductor package as recited in claim 6, wherein at least one of the multiple non-contiguous regions is rectangular in shape.
- 8. (Original): A semiconductor package as recited in claim 6, wherein at least one of the multiple non-contiguous regions is triangular in shape.
- 9. (Original): A semiconductor package as recited in claim 6, wherein each of the multiple non-contiguous regions has a thickness of less than 2 microns.
- 10. (Currently Amended): A semiconductor package as recited in claim 1, wherein the molding interface material is a contiguous region on the **[[top]]** active surface of the die excluding corner regions.
- 11. (Original): A semiconductor package as recited in claim 10, wherein the contiguous region is offset from the corner regions by about 100 to 150 microns.
- 12. (Currently Amended): A semiconductor package as recited in claim 10, wherein the molding interface material is a contiguous region on the **[[top]]** <u>active</u> surface of the die excluding edge regions.
- 13. (Original): A semiconductor package as recited in claim 12, wherein the contiguous region is offset from the edge regions by about 100 to 150 microns.
- 14. (Original): A semiconductor package as recited in claim 1, wherein the molding interface material has a coefficient of thermal expansion between 5 ppm and 40 ppm.
- 15. (Currently Amended): A semiconductor package as recited in claim 14, wherein the molding interface material is over a substantial portion of the <u>active surface of the</u> die such that a stress buffer zone is established between the <u>active surface of the</u> die and the molding cap.

16. (Original): A semiconductor package as recited in claim 1, wherein the plurality of layers includes extra low-K dielectric material.

17 - 36. (Cancelled)

- 37. (Previously Amended): A semiconductor package as recited in claim 1, wherein the molding interface material is a layer positioned between and in contact with the die and the molding cap.
- 38. (Currently Amended): A semiconductor package as recited in claim 1, wherein the plurality of **layers of** low-K dielectric material **[[has]] have** a CTE between the range of 20 ppm and 50 ppm.
- 39. (Currently Amended): A semiconductor package as recited in claim [[38]] 1, wherein the plurality of <u>layers of</u> low-K dielectric material [[has]] <u>have</u> a dielectric constant between 2.6 and 3.5.
- 40. (Currently Amended): A semiconductor package as recited in claim [[38]] <u>1</u>, wherein the plurality of <u>layers of</u> low-K dielectric material [[has]] <u>have</u> a dielectric constant between 2.2 and 2.6.